Siliconix DG601

High-Speed Quad CMOS Analog Switch

Features

- Fast Switching Action—t_{ON}: 30 ns
- Low On-Resistance—r_{DS(on)}: 20 Ω
- Single-Supply Operation
- Low Charge Injection
- TTL and CMOS Logic Compatible

Benefits

- Improved Data Throughput
- Reduced Switching Errors
- Simplified Power Supply
- Reduced Switching Transients
- Simplified Interfacing
- High Reliability

Applications

- Hard Disk Drives
- Fast Sample-and-Hold Circuits
- Precision Instrumentation
- Computer Peripherals
- Low Noise Op Amp Gain Switching
- High-Rel Systems

Description


The DG601 is a high performance quad SPST CMOS analog switch intended for applications where fast switching, low charge injection and low on-resistance are required. The DG601 features single-supply operation, and is TTL-compatible with either a single 12-V supply, a single 5-V supply, or with \pm 5-V supplies.

Applications for the DG601 include 12-V systems requiring TTL or 5-V logic levels, such as disk drives and

other computer peripherals. The fast switching time and low charge injection make the DG601 ideal for high speed data acquisition applications such as sample and hold amplifiers, channel selection and gain ranging.

The DG601 is built on the Siliconix proprietary PolyMOS process, allowing low parasitic capacitance to facilitate high speed switching.

Functional Block Diagram and Pin Configuration



LCC

Key

3
2
1
20
19
18
S2
VNC
6
GND
7
S4
8
9
10
11
12
13
14
S3
Top View

Ordering Information

Temp Range	Package	Part Number
40 to 85°C	16-Pin Plastic DIP	DG601DJ
40 to 83 C	16-Pin Narrow SOIC	DG601DY
	16-Pin CerDIP	DG601AK
−55 to 125°C	10-Fill CelDIF	DG601AK/883
	LCC-20	DG601AZ/883

Truth Table

Logic	Switch
0	ON
1	OFF

Logic "0" ≤ 0.8 V Logic "1" ≥ 2.4 V

Switches Shown for Logic "1" Input

TEMIC

DG601 Siliconix

Absolute Maximum Ratings

Voltages Referenced to V	/_
V+	22 V
GND	
Digital Inputs ^a , V _S , V _D .	\dots (V-) -2 V to (V+) plus 2 V or
	30 mA, whichever occurs first
Current (any terminal)	30 mA
Current S or D (Pulsed 1	ms at 10% duty cycle) 100 mA
Storage Temperature	(AK, AZ Suffixes) -65 to 150 °C
	(DJ, DY Suffixes)65 to 125°C
Power Dissipation (Packa	age) ^b
16-Pin Plastic DIP ^c	470 mW

16-Pin SOIC ^d	
16-Pin CerDIP ^e	
LCC-20 ^e	

- Signals on S_X , D_X , or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
 c. Derate 6.5 mW/°C above 25°C
 d. Derate 7.7 mW/°C above 25°C

- e. Derate 12 mW/°C above 75°C

Specifications^a for Single 12-V Supply

		Test Conditions Unless Otherwise Specified			A Suffix −55 to 125°C				
Parameter	Symbol	V+ = 12 V, V- = 0 V $V_{\text{IN}} = 2.4 \text{ V}, 0.8 \text{ V}^{\text{f}}$	Temp ^b	Турс	Mind	Max ^d	Min ^d	Max ^d	Unit
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	12	0	12	V
Drain-Source On-Resistance	r _{DS(on)}	$V+ = 10.8 \text{ V}, I_S = 10 \text{ mA}$	Room Full	20		35 50			Ω
On-Resistance Matching ^g	$\Delta r_{DS(on)}$	$V_D = 2 \text{ V}, 10 \text{ V}$	Room Full	2.2		6 10		6 10	52
Switch Off Leakage Current	$I_{S(off)}$	V+ = 13.2 V, V- = 0 V $V_D = 12.2 \text{ V}, 1 \text{ V}$	Room Full	± 0.01	-4 -100	4 100	-4 -100	4 100	
Switch Off Leakage Current	$I_{\mathrm{D(off)}}$	$V_{S} = 1 \text{ V}, 12.2 \text{ V}$	Room Full	± 0.01	-4 -100	4 100	$ \begin{array}{c c} -4 \\ -100 \end{array} $	4 100	nA
Channel On Leakage Current	I _{D(on)}	V+ = 13.2 V, V- = 0 V $V_S, V_D = 1 \text{ V}, 12.2 \text{ V}$	Room Full	± 0.1	$ \begin{array}{r r} -4 \\ -200 \end{array} $	4 200	$ \begin{array}{c c} -4 \\ -200 \end{array} $	4 200	
Digital Control									
Input Current with V _{IN} Low	I_{IL}	V _{IN} Under Test = 0 V	Full	-10^{-5}	-10		-10		μΑ
Input Current with V _{IN} High	I_{IH}	V_{IN} Under Test = 5 V	Full	10^{-5}		10		10	μΛ
Dynamic Characteristics									
Turn-On Time	t _{ON}	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	Room	30		45		45	ns
Turn-Off Time	t _{OFF}	See Figure 2	Room	14		30		30	1115
Charge Injection	Q	$C_L = 1,000 \text{ pF}, V_{gen} = 6 \text{ V}$ $R_{gen} = 0 \Omega$, See Figure 3	Room	13					рC
Off Isolation Reject Ratio	OIRR	$R_{L} = 50 \Omega, C_{L} = 5 pF$	Room	69					dB
Crosstalk	X _{TALK}	f = 1 MHz	Room	88					ав
Source Off Capacitance	$C_{S(off)}$		Room	8					
Drain Off Capacitance	$C_{D(off)}$	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$	Room	8					pF
Channel On Capacitance	C _{D(on)}	<u> </u>	Room	20					
Power Supplies									
Positive Supply Current	I+	V+ = 13.2 V, V- = 0 V	Room Full	2.2		4 6		4 6	mA
Negative Supply Current	I–	$V_{IN} = 0 \text{ V or 5 V}$	Room Full	-2.1	-4 -6		-4 -6		

Siliconix DG601

Specifications^a for Dual Supplies

		Test Conditions Unless Otherwise Specified				uffix 125°C	D St -40 to	uffix o 85°C	
Parameter	Symbol	V+ = 5 V, V- = -5 V $V_{IN} = 2.4 V, 0.8 V^{f}$	Temp ^b	Турс	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		-5	5	-5	5	V
Drain-Source On-Resistance	r _{DS(on)}	V+ = 4.5 V, V- = -4.5 V	Room Full	27		40 60		40 60	Ω
On-Resistance Matching ^g	$\Delta r_{DS(on)}$	$I_S = -10 \text{ mA}, V_D = \pm 3.5 \text{ V}$	Room Full	2		6 10		6 10	52
Switch Off Leakage Current	I _{S(off)}	V+ = 5.5 V, V- = -5.5 V	Room	0.01					nA
Switch Off Leakage Cuffent	$I_{D(off)}$	$V_D = \mp 4.5 \text{ V}, V_S = \pm 4.5 \text{ V}$	Room	0.01					
Channel On Leakage Current	I _{D(on)}	V+ = 5.5 V, V- = 5.5 V $V_S = V_D = \pm 4.5 \text{ V}$	Room	0.1					
Digital Control									
Input Current with V _{IN} Low	I_{IL}	V_{IN} Under Test = 0 V All Other = 5 V	Room	-10					
Input Current with V _{IN} High	I _{IH}	V_{IN} Under Test = 5 V All Other = 0 V	Room	10					pА
Dynamic Characteristics									
Turn-On Time	t _{ON}	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	Room	34					
Turn-Off Time	t _{OFF}	See Figure 2	Room	20					ns
Charge Injection	Q	$V_{gen} = 0 \text{ V}, R_{gen} = 0 \Omega$ $C_L = 1 \text{ nF}, \text{ See Figure 3}$	Room	11					рC
Source Off Capacitance	$C_{S(off)}$		Room	8					
Drain Off Capacitance	$C_{D(off)}$	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$	Room	8					pF
Channel On Capacitance	$C_{D(on)}$		Room	21					
Power Supplies									
Positive Supply Current	I+	V+ = 5.5 V, V- = -5.5 V	Room	1.8					
Negative Supply Current	I-	$V_{IN} = 0 \text{ V or 5 V}$	Room	-1.8					mA

Specifications^a for Single 5-V Supply

		Test Conditions Unless Otherwise Specified			A Suffix −55 to 125°C		D Suffix −40 to 85°C			
Parameter	Symbol	V+ = 5 V, V- = 0 V $V_{IN} = 2.4 V, 0.8 V^{f}$	Temp ^b	Typ ^c	Min ^d	Max ^d	Min ^d	Max ^d	Unit	
Analog Switch										
Analog Signal Range ^e	V _{ANALOG}		Full		0	5	0	5	V	
Drain-Source On-Resistance	r _{DS(on)}	$V+ = 4.5 \text{ V}, I_S = -10 \text{ mA}$ $V_D = 2 \text{ V}, 3.5 \text{ V}$	Room Full	50		100 140		100 140	Ω	
On-Resistance Matching ^g	$\Delta r_{DS(on)}$		Room Full	2		10 15		10 15	22	
Switch Off Leakage Current	I _{S(off)}	V+ = 5.5 V $V_D = 1 V, V_S = 4.5 V$	Room	± 0.01						
Switch On Leakage Current	I _{D(off)}	V+ = 5.5 V $V_D = 4.5 V, V_S = 1 V$	Room	± 0.01					nA	
Channel On Leakage Current	I _{D(on)}	V+ = 5.5 V $V_S = V_D = 4.5 V, 1 V$	Room	± 0.1						


Specifications^a for Single 5-V Supply (Cont'd)


		Test Conditions Unless Otherwise Specified			A Suffix −55 to 125°C		D Suffix -40 to 85°C		
Parameter	Symbol	V+ = 5 V, V- = -5 V $V_{IN} = 2.4 V, 0.8 V^{f}$	Temp ^b	Тур ^с	Min ^d	Max ^d	Min ^d	Max ^d	Unit
Digital Control									
Input Current with V _{IN} Low	I_{IL}	V_{IN} Under Test = 0 V	Room	-10					A
Input Current with V _{IN} High	I_{IH}	V_{IN} Under Test = 5 V	Room	10					pA
Dynamic Characteristics									
Turn-On Time	t _{ON}	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$	Room	32					
Turn-Off Time	t _{OFF}	See Figure 2	Room	25					ns
Charge Injection	Q	$V_{\rm gen} = 2.5 \text{ V}, R_{\rm gen} = 0 \Omega$ $C_{\rm L} = 1 \text{ nF}, \text{ See Figure 3}$	Room	6					рC
Source Off Capacitance	$C_{S(off)}$		Room	8					
Drain Off Capacitance	C _{D(off)}	$f = 1 \text{ MHz}, V_S = 2.5 \text{ V}$	Room	8					pF
Channel On Capacitance	C _{D(on)}		Room	22					
Power Supplies							_		
Positive Supply Current	I+	VI - 55 VV - 0 V - 5 V	Room	1.2					A
Negative Supply Current	I-	$V + = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } 5 \text{ V}$	Room	-0.8					mA

Notes:


- a. Refer to PROCESS OPTION FLOWCHART (Section 5 of the 1994 Data Book or FaxBack number 7103).
- b. Room = 25° C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.
- g. $\Delta r_{DS(on)}$ compares on-resistance at the specified V_D values.


Typical Characteristics








Typical Characteristics (Cont'd)


















5


Typical Characteristics (Cont'd)


















Typical Characteristics (Cont'd)









Schematic Diagram (Typical Channel)






Figure 1

Test Circuits






C_L (includes fixture and stray capacitance)

$$V_{O} = V_{S} - \frac{R_{L}}{R_{L} + r_{DS(on)}}$$

Figure 2 Switching Time






Figure 3 Charge Injection





Figure 4 Crosstalk



Off Isolation = 20 log $\left| \frac{V_S}{V_O} \right|$ C = RF bypass

Figure 5 Off Isolation

Siliconix DG601

Test Circuits (Cont'd)




Figure 6 Source/Drain Capacitances




Figure 7 Simple High-Speed Sample-and-Hold Circuit for Data Acquisition System Front Ends

Applications

Application Examples

Analog switches are found in a variety of applications. The DG601 is useful in applications that require low-supply voltages, high-speed switching, and/or low on-resistance. Computer peripherals, such as disk drives, are an example of single-supply (12-V or 5-V) systems that use analog switches for sampling, signal conditioning, signal routing, and level translation. High-speed data acquisition systems typically use $\pm\,5\text{-V}$ supplies for the flash converters, and they require very fast, accurate switches for the input sample-and-hold amplifiers.

Sample-and-Hold Amplifiers

Figure 7 shows a sample-and-hold amplifier that provides a very fast sample acquisition time with the \pm 5-V power supplies that are required for high-speed A/D converters. The circuit is controlled by the sample-and-hold input, which is a TTL (5-V CMOS) control line. When a logic "0" is applied to the sample-and-hold input, the switch is turned on. A sample of the input signal is acquired by charging up the hold capacitor (C_H) to the value of the input signal. When a logic "1" is applied, the switch is turned off. The value of the input signal at the time the switch is turned off is held in C_H. The sample-and-hold amplifier is designed for the following features:

Sample-and-Hold Amplifiers (Cont'd)

1. ±5-V Operation

The DG601 and Si581 buffer are both rated for \pm 5-V operation.

2. Low Pedestal Error

This is a result of the low charge injection of the DG601. Pedestal error can be reduced even further by using other switches in the quad to cancel out the injected charge (Figure 8).

3. Fast Acquisition Time

Sample-and-hold amplifiers take advantage of the fast switching time of the DG601 with a $(+5\text{-V supply}, t_{ON} \text{ is typically } 50 \text{ ns})$ and the high slew rate (800 V/\mu s) of the Si581.

The 20-µA bias current for the Si581 will result in a 20-mV/µs droop rate, which is adequate for 8-bit operation at a 1-MHz sampling rate. Better droop rate can be achieved with a lower input-bias current buffer, such as a FET input device.

4. TTL-Compatible Operation

Precision Signal Routing

The low on-resistance of the DG601 makes it an ideal choice for digitally controlled analog signal conditioning applications, such as channel selection and gain ranging in low-voltage systems. High-voltage switches (like the DG201A) suffer increased on-resistance and logic incompatibility when operated at lower supply voltages like +12 V. The 30- Ω on-resistance of the DG601 helps to maintain low impedance levels and reduce switch resistance-induced offsets and noise.

Level Translation Applications

The DG601 makes an excellent level translator for use with MOSPOWER drivers, relay drivers, JFET drivers, GaAs FET drivers, DMOS drivers, and other circuits that require high-speed 5-V logic compatibility and an output range up to 12 V. Figure 9 shows one-half of a DG601 acting as the interface between the TTL and the Si9950 half-bridge driver. The Si9950 has a 1000-pF input capacitance, which is difficult to drive from a standard logic gate. The DG601 delivers a fast level translation from a TTL signal to provide 12 V of enhancement on the Si9950. A 180- Ω resistor is placed in series with the Si9950 input to limit the current through the DG601 to 100 mA (worst case). This prevents the current from exceeding the absolute maximum current rating. Increased gate drive current can be handled by connecting two sets of switches in parallel.





Figure 8 Using On-Board Switches to Cancel Out Charge Ingection

Conclusion

The DG601 has many applications in low-voltage systems, having been designed and specified for 12-V, TTL-compatible operation. It is also excellent in ± 5 -V and single 5-V supply applications where fast switching speed, low charge injection, and low on-resistance are

required. This data sheet highlights some typical applications to assist the design engineer in getting optimum performance in low-voltage mixed analog/digital systems.



DG601 Provides Level Translation for MOSFET Gate Drive




Figure 10 Super Multiplexing Improves Settling Times